

11/01/00
JC715 U.S. PTO

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 122.1422

First Named Inventor or Application Identifier:

Makoto ONOZAWA et al.

Express Mail Label No.

11/01/00
JC813 U.S. PTO
09/702889

11/01/00

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: **Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231**

1. ☒ Fee Transmittal Form
2. ☒ Specification, Claims & Abstract [Total Pages: 24]
3. ☒ Drawing(s) (35 USC 113) [Total Sheets: 19]
4. ☒ Oath or Declaration [Total Pages: 5]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) [☐ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449[X] Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☐ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ Small Entity Statement(s) [☐ Statement filed in prior application, status still proper and desired.
15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other:

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

[☐ Continuation [☐ Divisional [☐ Continuation-in-part (CIP) of prior application No: /

18. CORRESPONDENCE ADDRESS



21171

PATENT TRADEMARK OFFICE

**NEW APPLICATION
FEE TRANSMITTAL**

Attorney Docket No.	122.1422
Application Number	
Filing Date	November 1, 2000

AMOUNT ENCLOSED	\$ 750.00	First Named Inventor	Makoto ONOZAWA et al.
-----------------	-----------	----------------------	-----------------------

FEE CALCULATION (fees effective 10/01/97)

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS	10 - 20 =	0	X \$ 18.00 =	\$ 0.00
	INDEPENDENT CLAIMS	2 - 3 =	0	X \$ 80.00 =	0.00
	MULTIPLE DEPENDENT CLAIMS (any number; if applicable)			+ \$240.00 =	0.00
	BASIC FILING FEE				710.00
	Total of above Calculations =				\$ 710.00
	Surcharge for late filing fee, Statement or Power of Attorney (\$130.00)				+ 0.00
	Reduction by 50% for filing by small entity (37 CFR 1.9, 1.27 & 1.28).				- 0.00
	TOTAL FILING FEE =				\$ 710.00
	Surcharge for filing non-English language application (\$130.00; 37 CFR 1.52(d))				+ 0.00
	Recordation of Assignment (\$40.00; 37 CFR 1.21(h)(1))				+ 40.00
	TOTAL FEES DUE =				\$ 750.00

METHOD OF PAYMENT

- ☒ Check enclosed as payment.
- ☐ Charge "TOTAL FEES DUE" to the Deposit Account No., below.
- ☐ No payment is enclosed and no charges to the Deposit Account are authorized at this time.


GENERAL AUTHORIZATION

- ☒ If the above-noted "AMOUNT ENCLOSED" is not correct, the Commissioner is hereby authorized to credit any overpayment or charge any additional fees necessary to:

Deposit Account No.	19-3935
Deposit Account Name	STAAS & HALSEY LLP

- ☒ The Commissioner is also authorized to credit any overpayments or charge any additional fees required under 37 CFR 1.16 (filing fees) or 37 CFR 1.17 (processing fees) during the prosecution of this application, including any related application(s) claiming benefit hereof pursuant to 35 USC § 120 (e.g., continuations/divisionals/CIPs under 37 CFR 1.53(b) and/or continuations/divisionals/CPAs under 37 CFR 1.53(d)) to maintain pendency hereof or of any such related application.

SUBMITTED BY: STAAS & HALSEY LLP

Typed Name	H. J. Staas	Reg. No.	22,010
Signature		Date	November 1, 2000

PLASMA DISPLAY APPARATUS AND MANUFACTURING METHOD

BACKGROUND OF THE INVENTION

5 The present invention relates to a plasma display apparatus and a method of manufacturing the same. More particularly, the present invention relates to a plasma display apparatus equipped with a power recovery circuit in a sustaining circuit that reduces power consumption, a
10 method of driving a plasma panel display employing the ALIS (Alternate Lighting of Surfaces) system, in which plural first and second electrodes are arranged adjacently and display lines are formed between every pair of adjacent electrodes, and a plasma display
15 apparatus employing the same.

 The plasma display panel (PDP) has good visibility because it generates its own light, is thin and can be made with large and high-speed display, therefore, it is attracting interest as a replacement for the CRT display.
20 Since the structure of a typical PDP has been disclosed in Japanese Unexamined Patent Publication (Kokai) No. 7-160219, Japanese Unexamined Patent Publication (Kokai) No. 9-160525, and Japanese Unexamined Patent Publication (Kokai) No. 9-325735, a detailed explanation is omitted
25 here and, instead, only points relating directly to the present invention are explained.

 FIG.1 is a block diagram showing a total structure of a general PDP apparatus. In a PDP 10, n X electrodes 11 and Y electrodes 12 are arranged adjacently by turns, forming n pairs of X electrode 11 and Y electrode 12, and light is emitted for display between the X electrode 11 and Y electrode 12 of each pair. Y electrodes and X electrodes are called display electrodes and are also called sustaining electrodes. Address electrodes 13 are
30 provided in the direction that runs at a right angle to the direction the display electrodes extend, and display cells are formed at crossings of the address electrodes
35

and pairs of X electrode 11 and Y electrode 12.

The Y electrodes 12 are connected to a scan driver 14. The scan driver 14 is equipped with switches 16, the number of which being equal to that of the Y electrodes, and the switches are switched so that scan pulses from a scan signal generating circuit 15 are applied sequentially during the address period, and sustaining pulses from a Y sustaining circuit 19 are applied simultaneously during the sustaining discharge period. The X electrodes 11 are connected commonly to an X sustaining circuit 18, and the address electrodes 13 are connected to an address driver circuit 17. In an image signal processing circuit 21, image signals are converted so as suit the operation in the PDP apparatus, and are then supplied to the address driver circuit 17. A drive control circuit 20 generates and supplies signals that control each part of the PDP apparatus.

FIG.2 is a time chart showing drive signals of the PDP apparatus. In the PDP apparatus, a display frame is refreshed at predetermined intervals, and a display period is called a field. In order to realize a gray scale, a field is divided into plural subfields and the subfields that emit light are selected for each display cell. Each subfield consists of the reset period during which all display cells are initialized, the address period during which all display cells are put into the status corresponding to the display image, and the sustaining discharge period during which each display cell emits light according to the set status. During the sustaining discharge period, sustaining pulses are applied to X electrodes and Y electrodes alternately and sustaining discharges are performed in the display cell specified to emit light during the address period, resulting in light emission for display.

In the PDP apparatus, it is necessary to apply a voltage of about 200 V at maximum between electrodes as a high frequency pulse during the sustaining discharge

period, and the width of a pulse is a few microseconds in a system in which the gray scale is realized by the representation of subfields. Since such a high voltage and a high frequency signal are required to drive a PDP, the power consumption of a general PDP apparatus is large and reduction in power consumption is demanded. In United States Patent No. 4,070,663, the control method to suppress the power consumption of the capacitive display unit such as an EL (Electro-Luminescence) apparatus, in which an inductor device is provided to form a resonant circuit with the capacitor of the display unit, has been disclosed. In addition, the sustaining discharge driver and the address driver for the PDP panel equipped with a power recovery circuit consisting of inductor devices have been disclosed in United States Patent No. 4,866,349 and United States Patent No. 5,081,400. Moreover, in Japanese Unexamined Patent Publication (Kokai) No. 7-160219, the construction of a three-electrode type display unit equipped with two inductors provided to the Y electrode, one of which forms a recovery circuit to recover the applied power while the Y electrode is switched from a high voltage state to a low voltage state, and the other inductor forms an application path to apply the accumulated power while the Y electrode is switched from a low voltage state to a high voltage state.

FIG.3 is a schematic showing an example of a typical construction of a sustaining circuit equipped with a power recovery circuit, in which a recovery circuit to recover power and an application circuit to apply the accumulated power is separated. Circuits to generate signals V1 to V4 are also provided, but they are omitted here. Reference code Cp refers to a drive capacitance of a display cell, formed by the X electrode and Y electrode of a PDP. Though a sustaining circuit of one of the electrodes is shown here, the other electrode is also connected to a similar sustaining circuit. In the circuit

in FIG.3, the part consisting of output devices
(transistors) 31 and 33, and drive circuits 32 and 34 is
a sustaining circuit without a power recovery circuit,
and the part consisting of output devices (transistors)
5 37 and 40, drive circuits 38 and 41, inductance devices
35 and 43, capacitor 39, and diodes 36 and 42, is a power
recovery circuit. The signals V1 and V2 are supplied to
the drive circuits 32 and 34, respectively, and the
signals VG1 and VG2 output therefrom are supplied to the
10 gates of the output devices (transistors) 31 and 33. When
the signal V1 is "High (H)", the output device 31 turns
on and an H level signal is applied to the electrode. At
this time, the signal V2 is "Low (L)", and the output
device 33 is off. Immediately after the signal V1 turns
15 to L and the output device 31 turns off, the signal V2
turns to H and the output device 33 turns on, and the
ground level is applied to the electrode.

In the sustaining circuit with the power recovery
circuit, when sustaining pulses are applied, before the
20 signal V1 turns to H the signal V2 turns to L, and after
the output device 33 turns off the signal V3 turns to H,
the output device 40 turns on, a resonant circuit is
formed by the capacitor 39, diode 42, inductor 43, and
capacitor Cp, and the power accumulated in the capacitor
25 39 is supplied to the electrode, causing the potential of
the electrode to rise. Just before the increase of the
potential is completed, the signal V3 turns to L and the
output device 40 turns off, then the signal V1 turns to H
and the output device 31 turns off, thus the potential of
30 the electrode is fixed to Vs. When the application of
sustaining pulses is terminated, the signal V1 turns to L
first and after the output device 31 turns off, the
signal V4 turns to H, the output device 37 turns on, and
a resonant circuit is formed by the capacitor 39, diode
35 36, inductor 35, and capacitor Cp, and the power
accumulated in the capacitor Cp is supplied to the
capacitor 39, thus the voltage of the capacitor 39 is

raised. Therefore, the power accumulated in the capacitor C_p is recovered to the capacitor 39 by the sustaining pulses applied to the electrode. Just before the reduction in potential of the electrode is completed, the signal V4 turns to L, the output device 37 turns off, then the signal V2 turns to H, the output device 33 turns on, and the potential of the electrode is fixed to the ground level. During the sustaining discharge period, the above-mentioned operation is repeated a number of times equal to that of the sustaining pulses. In the structure mentioned above, the power consumption caused by the sustaining discharge can be suppressed.

On the other hand, a higher precision of the display is required for the PDP apparatus, and the system in which light is emitted for display between every adjacent display electrode has been disclosed in Japanese Patent No. 2801893. This system is called the ALIS system and is called the same here. Since the detail of the structure of the ALIS system has been disclosed in Japanese Patent No. 2801893, only the points relating to the present invention are explained here.

FIG.4 is a general block diagram of a PDP employing the ALIS system. As shown schematically, in the PDP employing the ALIS system, n Y electrodes (second electrodes) 12 - O and 12 - E and $n+1$ X electrodes (first electrodes) 11 - O and 11 - E are arranged adjacently by turns and light is emitted between every adjacent display electrode (Y electrode and X electrode). Therefore, $2n+1$ display electrodes form $2n$ display lines. This means that the precision can be doubled with the same number of the display electrodes as that in FIG.1, in the ALIS system. The ALIS system is also characterized by a high luminance because the discharge space can be used efficiently without any waste and a high opening ratio can be obtained to give a small loss of light due to electrodes or the like. Light is emitted between every adjacent display electrode for display in the ALIS system, but it

is impossible to cause all discharges to occur at the same time. Therefore, so-called interlaced scanning, in which odd-numbered lines and even-numbered lines are used in a time-shared manner for display, is employed. In the

5 odd field, odd-numbered display lines are used for display, and even-numbered display lines are used for display in the even field, and the display combining the odd field and the even field is obtained as a total display.

10 Y electrodes are connected to the scan driver 14. The scan driver 14 is equipped with switches 16, and the switches are switched so that scan pulses are applied sequentially during the address period, and in the sustaining discharge period, the odd-numbered Y electrode

15 12 - O is connected to the first Y sustaining circuit 19 - O and the even-numbered Y electrode 12 - E is connected to the second Y sustaining circuit 19 - E. The odd-numbered X electrode 11 - O is connected to the first X sustaining circuit 18 - O, and the even-numbered X

20 electrode 11 - E is connected to the second X sustaining circuit 18 - E. The address electrodes 13 are connected to the address driver circuit 17. The image signal processing circuit 21 and the drive control circuit 20 work in the similar manner as explained in FIG.1.

25 FIGS.5A and 5B show drive signals during the sustaining discharge period in the ALIS system. FIG.5A shows waveforms in the odd field and FIG.5B shows those in the even field. In the odd field, a voltage V_s is applied to the electrodes Y1 and X2, X1 and Y2 are

30 grounded, and discharge is caused to occur between X1 and Y1, and X2 and Y2, that is, at the odd-numbered display lines. At this time, the voltage difference between Y1 and X2, which form the even-numbered display line, is zero and no discharge is caused to occur. Similarly, in

35 the even field, a voltage V_s is applied to the electrodes X1 and Y2, Y1 and X2 are grounded, and discharge is caused to occur between Y1 and X2, and Y2 and X1, that

is, at the even-numbered display lines. The explanation about the drive signals during the reset period and the address period is omitted.

In the power recovery circuit shown in FIG.3, it is essential to perform recovery and application of power efficiently, and achievement of a high rate of power recovery is expected. The achievement of a high rate of power recovery is influenced by the on/off timing of the output devices 31, 33, 37, and 40. FIGs.6A and 6B show the influence, FIG.6A shows a case where the clamp timing is advanced and FIG.6B shows a case where the clamp timing is delayed.

As explained above, when sustaining pulses are applied, the output device 40 turns on and the power accumulated in the capacitor 39 is supplied to the electrode, and just before the increase of the potential of the electrode is completed, the signal V3 turns to L, the output device 40 turns off, and at the same time, the signal V1 turns to H, the output device 31 turns on, thus the potential of the electrode is clamped to Vs. As shown in FIG.6A, however, if the output device 31 turns on before the output device 40 turns off, the electrode is connected to the power source of voltage Vs halfway while the potential of the electrode is being raised by the power accumulated in the capacitor 39 because of the turn-on of the output device 31 and, therefore, the power for the rest of the process is supplied from the power source and a part of the power accumulated in the capacitor 39 is wasted and not utilized. Similarly, when the application of sustaining pulses is terminated, if the output device 37 turns on to cause the output device 33 to turn on while the power is being recovered into the capacitor 39, the electrode is clamped to the ground level before the power is recovered sufficiently, therefore the recovery of power is not completed.

Moreover, as shown in FIG.6B, when the sustaining pulses are applied, if the output device 31 turns on

after the output device 40 turns off, the increase of the potential of the electrode by the power accumulated in the capacitor 39 is terminated, and since the output device 31 turns on after the potential of the electrode begins to drop, and the electrode is clamped to the power source of voltage V_s , it is required to raise the dropped potential, resulting in excessive power consumption. Similarly, when the application of the sustaining pulses is terminated, if the output device 33 turns on after the output device 37 turns off, the electrode is clamped to the ground level after the potential, which has been once lowered, begins to rise again, therefore it is required to reduce the increased potential, resulting in excessive power consumption.

As explained above, if the on/off timing of the output devices 31, 33, 37, and 40 in the sustaining circuit is shifted, a problem occurs that the power recovery rate is reduced and the power consumption increases. The on/off timing of output devices 31, 33, 37, and 40 is the timing of the change of the signals V_1 , V_2 , V_3 , and V_4 plus delay times of the drive circuits 32, 34, 38, and 41, and further plus delay times of the output devices 31, 33, 37, and 40. Though the timing of change of the signals V_1 , V_2 , V_3 , and V_4 can be determined with a comparatively high precision, the delay times of the drive circuits 32, 34, 38, and 41, and those of the output devices 31, 33, 37, and 40 are dispersed depending on variations in characteristics of the devices used. Therefore, the power recovery rate for each PDP apparatus is dispersed, the power recovery rate is lower than that in an ideal case, and a problem occurs that the power consumption increases.

As explained above, if the variations in delay times of the circuit devices cause the shapes and timings of the sustaining pulses to change, the possibility of a malfunction is increased. In general, the difference Δ

Vs, which is called the operation margin, of the maximum value Vs (max) and the minimum value Vs (min) in the operational range of the operating voltage Vs is reduced when the delay times of the circuit devices are dispersed and the shapes and timing of the sustaining pulses are altered. This means a deterioration in the operation stability of the apparatus.

In the ALIS system, discharge for light emission does not take place between adjacent electrodes to which the same voltage is applied, respectively. If, however, the timing of application is shifted, a problem may come up that discharge for light emission takes place temporarily at the display lines not for display and wall-charge accumulated during the address period decreases, resulting in an abnormal display. For example, in FIG.5A, if sustaining pulses are applied to Y1 electrodes and to X2 electrodes after a delay, a situation may occur, temporarily, in which a Y1 electrode is H and at the same time that an X2 electrode is L, and erroneous discharge for light emission may take place between a Y1 electrode and an X2 electrode. Though such erroneous discharge for light emission ceases when sustaining pulses are applied to X2 electrode, the wall-charges of Y1 electrode and X2 electrode decrease and the normal light emission for display may be impeded.

As explained above, there has been a problem that power consumption is increased and a malfunction occurs when the time delays in each circuit device in the sustaining circuit are dispersed and therefore, the on/off timing and the shapes of the sustaining pulses are shifted or changed.

SUMMARY OF THE INVENTION

The present invention has been developed to solve these problems and the objective of the present invention is to realize a sustaining circuit in which the on/off timing and the shapes of the sustaining pulses are not shifted or changed, and a PDP apparatus with low power

consumption and free from malfunctions is provided.

To realize the above-mentioned objective, the PDP apparatus of the present invention is provided with an sustaining circuit having phase adjusting circuits that
5 adjust the timing of the changing edge of the sustaining pulse. By adjusting the phase adjusting circuits and optimizing the state of the timing of the changing edge of the sustaining pulse, the power recovery circuit can work efficiently and the power consumption will be
10 reduced. In addition, since the on/off timing of the sustaining pulses applied from each sustaining circuit are optimized to each other, malfunctions or erroneous discharge can be avoided.

It is particularly effective if the present
15 invention is employed in a PDP apparatus equipped with the sustaining circuit having a power recovery circuit, or one employing an ALIS system.

In the case of the sustaining circuit equipped with a power recovery circuit, as shown in FIG.3, it is
20 required for the phase adjusting circuit to be able to adjust the time differences from turn-on of the third output device and to that of the first output device, and from turn-on of the fourth output device and to that of the second output device.

In the case of the ALIS system as shown in FIG.4, it is required to be able to adjust the timing of the sustaining pulses applied between adjacent electrodes to prevent erroneous discharge. For example, the difference of the rise timing or the fall timing between the
25 sustaining pulse output by the first X sustaining circuit and that of the first or the second Y sustaining circuit, and the difference of the rise timing or the fall timing between the sustaining pulse output by the second X sustaining circuit and that of the first or the second Y
30 sustaining circuit are adjusted to be lower than a predetermined value, for example, within ± 30 ns.
35

When the adjustment is performed using the phase

adjusting circuit mounted to the PDP, the optimized state can be obtained according to the actual capacity of the electrode of the PDP.

5 In addition, it will also be preferable to mount the set of the selected circuit devices after selecting the combination of the circuit devices, which have been classified in advance according to the delay times and are to be used in the sustaining circuit, so that the timing of the changing edge of the sustaining pulse falls
10 within a predetermined allowance.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in
15 which:

FIG.1 is a block diagram showing the general structure of the PDP apparatus;

FIG.2 is a time chart showing the drive signals of the PDP apparatus;

20 FIG.3 is a schematic showing an example of the structure of the sustaining circuit equipped with the power recovery circuit;

FIG.4 is a block diagram showing the general structure of the PDP apparatus employing the ALIS system;

25 FIGs.5A and 5B show time charts showing the drive signals during the sustaining discharge period in the ALIS system;

FIGs.6A and 6B show time charts showing the influence of the shift of the timing in the power recovery circuit;
30

FIG.7 is a schematic showing the structure of the sustaining circuit in the embodiment of the present invention;

35 FIG.8 is a time chart showing the operation of the sustaining circuit in the embodiment;

FIG.9 is a schematic showing the effect of decreasing the power consumption of the present

invention;

FIG.10 is a schematic showing the effect of increasing the operation margin in the ALIS system of the present invention;

5 FIGS.11A through 11P show schematics showing examples of the phase adjusting circuits in the embodiments;

FIG.12 is a flow chart showing the process of setting the phase adjusting circuit;

10 FIG.13 is a flow chart showing the process of setting the phase adjusting circuit with the variations in characteristics of the PDP taken into account;

FIG.14 is a flow chart showing the manufacturing method of combining the circuit devices, which have been classified in advance according to the delay times, in the sustaining circuit;

FIG.15 is a flow chart showing the manufacturing method when only the increase of the power recovery rate is aimed; and

20 FIG.16 is a flow chart of the manufacturing method when the variations in characteristics of the PDP are taken into account.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

25 The embodiments in which the ALIS system of the present invention is applied to the PDP apparatus are described below. The PDP apparatus of the present invention has the general structure as shown in FIG.4, and the first and the second X sustaining circuits 18 - O and 18 - E, and the first and the second Y sustaining
30 circuits 19 - O and 19 - E have the structures as shown in FIG.7. Similarly, as in FIG.3, the circuits that generate the signals V1 through V4 are not shown.

35 The sustaining circuit in the embodiments is different from the structure as shown in FIG.3 in that the first phase adjusting circuit 51 through the fourth phase adjusting circuit 54 are provided in the former stage of each drive circuit 32, 34, 38, and 41. Even

though the delay times of the output devices 31, 33, 37, and 40, and those of the drive circuits 32, 34, 38, and 41 are dispersed, it is still possible to achieve the optimized state of the on/off timing of the output devices 31, 33, 37, and 40 as shown in FIG.8 by adjusting the delay in the first phase adjusting circuit 51 through the fourth phase adjusting circuit 54.

FIG.9 is a schematic showing the effect of decreasing the power consumption in the present invention. As shown schematically, the power consumption increases in proportion to the number of sustaining pulses in the sustaining circuit. The constant of proportion of the increase is the largest when the power recovery circuit is not employed and it can be decreased considerably by employing the power recovery circuit as shown in FIG.3, and it can be decreased furthermore and the power consumption is decreased by employing the present invention.

FIG.10 is a schematic showing the improved effect of the operation margin of the present invention. The difference ΔV_s of the maximum value V_s (max) and the minimum value V_s (min) of the aforementioned operating voltage is used as the operation margin. As shown schematically, as the discharge current increases the operation margin decreases, but the decrease of the operation margin is smaller compared to the structure in FIG.3 when the present invention is applied.

The circuit structure of the phase adjusting circuit is described next. The phase adjusting circuit is used to adjust the delay time of a signal and various delay circuits are widely known and available to use. FIGs. 11A through 11P are schematics showing the phase adjusting circuits. FIG.11A shows a delay circuit consisting of a variable resistor VR and a capacitor C, FIG.11B shows that of a variable inductor VL and capacitor C, FIG.11C shows that of a variable resistor VR1 for coarse

adjustment, a variable resistor VR2 for fine adjustment,
and a capacitor C, FIG.11D shows that of a variable
inductor VL1 for coarse adjustment, a variable inductor
VL2 for fine adjustment, and a capacitor C, FIG.11E shows
5 that of a resistor TR of which resistance value can be
adjusted by trimming and a capacitor C, FIG.11F shows
that of an inductor TL of which inductance value can be
adjusted by trimming and a capacitor, FIG.11G shows that
of a trimming resistor TR1 for coarse adjustment, a
10 trimming resistor TR2 for fine adjustment, and a
capacitor C, FIG.11H shows that of a trimming inductor
VL1 for coarse adjustment, a trimming inductor VL2 for
fine adjustment, and a capacitor C, FIGs.11I and 11J show
circuits that have additional buffer circuits B1 at the
15 inputs and additional buffer circuits B2 at outputs of
the circuits, respectively, in FIGs.11G and 11H, FIG.11K
shows a circuit consisting of a register array RA, a
switch array SA, and a capacitor C, in which RA and SA
collaborate in generating a selected resistance value,
20 FIG.11L shows that of an inductor array LA, a switch
array SA, and a capacitor C, in which LA and SA
collaborate in generating a selected inductance value,
FIG.11M shows a circuit equipped with an electronic
variable resistor EVR, of which resistance value can be
25 set from the outside by the phase control signal, and a
capacitor C, FIG.11N show a circuit equipped with a delay
line DL, which can select the delay using the phase
control signal, FIG.11O shows a circuit, in which a phase
shift circuit PS is provided before a drive circuit D,
30 the actual output Vout of an output device T is detected
in an output voltage detection circuit OD, the phase
difference is determined from the input signal Vin and
the detected result of the output voltage detection
circuit OD in a phase difference detecting circuit, and
35 the delay of the phase shift circuit PS is adjusted
accordingly, and FIG.11P shows a circuit that differs
from FIG.11O only in that a drive voltage detecting

circuit DD, which detects the output of the drive circuit D, is employed instead of the output voltage detection circuit OD, and the delay time of the output device T cannot be adjusted in this circuit. Though not shown here, a variable capacitor C of which the capacitance can be changed may also be used.

Next, the process of adjusting and setting each phase adjusting circuit of each sustaining circuit in the embodiments is described.

FIG.12 is a flow chart showing the process of setting the phase adjusting circuit. A delay time of an output device is measured in step 101, a delay time of a drive circuit, which is used with the above-mentioned output device, is measured in step 102, a delay time of a phase adjusting circuit to be used together is calculated by subtracting the above-mentioned two delay times from a predetermined delay time in step 103, and the delay time of the phase adjusting circuit to be used together is set based on the calculated delay time in step 104. Such a process is applied to all sets. As a result, each output device turns on or off with a predetermined timing. Therefore, the power consumption can be reduced to the minimum and erroneous charge and malfunctions can be avoided.

The process shown in FIG.12 compensates for variation in delay times of the output devices and the drive circuits and is performed before the sustaining circuit is set to the PDP apparatus. It is preferable, however, to optimize the timing of the sustaining pulses according to the PDP apparatus because there may be a variation in capacitances between electrodes of the PDP apparatus depending on manufacturing process, changing the time constant of the oscillation circuit in the power recovery circuit. FIG.13 is a flow chart showing a process of setting the delayed time of the phase adjusting circuit to the optimum value, with the variation in the PDP apparatuses driven by the sustaining

circuit taken into account.

In step 111, the sustaining circuit is assembled while being set to the device including the PDP apparatus. In this step, just an operating status is required, not a complete assembly. In step 112, a circuit for adjusting is selected among from the first X sustaining circuit 18 - O, the second X sustaining circuit 18 - E, the first Y sustaining circuit 19 - O, and the second X sustaining circuit 18 - E. In step 113, a set for adjusting is selected, to be more specific, a phase adjusting circuit for adjusting is selected among from the first through the fourth phase adjusting circuits 51 through 54. In step 114, the waveforms relating to the selected sets of the PDP apparatus are measured, in step 115, whether or not the results are within allowances with respect to the specified reference signal is checked, and if the results are not within allowances, the phase adjusting circuit is adjusted in step 116, and steps 114 through 116 are repeated until the results are within allowances.

In step 117, whether the above-mentioned process is finished for all sets is determined, and if not, the set for adjusting is changed in step 118 and the procedure returns to step 114. As explained above, the adjustment of the four phase adjusting circuits of the circuit for adjusting is completed, and the sustaining pulses put out of the circuit turn on and off with a predetermined timing. In addition, in step 119, whether the above-mentioned process is completed for all of circuits is determined, and if not, the circuit for adjusting is changed in step 120 and the procedure returns to step 114. Finally the adjustment for all of circuits is completed.

Though the phase adjusting circuits are provided in the embodiment described above, the timing of the sustaining pulse can be optimized by measuring the delay times of circuit devices to be used in the sustaining

circuit, selecting a set in which the sum of delay times are within the allowances or, to be more specific, a set in which the sum of the delay times of the output devices and the drive circuit are within the allowances with
5 respect to a predetermined value, and setting the set to the PDP apparatus. FIG.14 is a flow chart showing the manufacturing process mentioned above.

In step 131, a delay time of an output device is measured, and the devices are classified according to the
10 delay times in step 132. In parallel with this process, a delay time of a drive circuit is measured in step 133 and the circuits are classified according to the delay times in step 134. With the above-mentioned process steps, the output devices and the drive circuits are classified
15 according to the delay times.

In step 135, sets are made so that the sum of the delay times for each set is equal. For example, a PDP apparatus employing the ALIS system has four sustaining
20 circuits, and each sustaining circuit has four sets of the output device and the drive circuit. That is, it is necessary to select 16 sets with the same sum of delay times because the PDP apparatus has 16 sets of the output device and the drive circuits are set in step 136.

In the process mentioned above, though the 16 sets are selected for the sustaining circuit of a PDP apparatus so that the sum of delay times is equal for
25 each of the sets, it is only required for the on/off timing of the output devices 31 and 34, and that of the output devices 33 and 37 to be in the specified relation
30 for each sustaining circuit in order to improve the power recovery rate. FIG.15 is a flow chart showing the manufacturing process in this case.

After steps 131 through 134 as shown in FIG.14, two
35 sets of the output device and the drive circuit with the same sum of delay times are selected and set as the first output device 31 and drive circuit 32, and the third

output device 40 and drive circuit 53 in step 141. Similarly, two sets of the output device and the drive circuit with the same sum of delay times are selected and set as the second output device 33 and drive circuit 34,
5 and the fourth output device 37 and drive circuit 54 in step 142.

In order to prevent erroneous discharge in the ALIS system, there should be no difference in on/off timing when the sustaining pulse is applied between two adjacent
10 electrodes. That is, there should be no difference in timing between the sustaining pulses put out of the first X sustaining circuit and applied to the odd-numbered X electrodes and those put out of the first and the second
15 Y sustaining circuits and applied to the odd-numbered and even-numbered Y electrodes, and also there should be no difference in timing between the sustaining pulses put out of the second X sustaining circuit and applied to the even-numbered X electrodes and those put out of the first
20 and the second Y sustaining circuits and applied to the odd-numbered and the even-numbered Y electrodes. This eventually means that there is no difference in timing between every sustaining pulse. According to the results of the investigation of the timing difference with which
25 no erroneous discharge is caused in the PDP apparatus employing the ALIS system, the occurrence rate of erroneous discharge is small when the difference between the sustaining pulses applied to the adjacent electrodes is within ± 30 ns.

Even when the sets are selected after the delay time
30 is measured, it is advisable to take the variation in capacitance into account. FIG.16 is a flow chart showing the manufacturing process in this case.

In step 151, the capacitance of the PDP, which the
35 sustaining circuit drives, is measured, and the best delay time of the sustaining circuit to be set thereto is calculated. In step 152, a set of the classified output device and drive circuit is selected so that the delay

time is optimized and is set in step 153.

Though the embodiments of the present invention are described above, if there are some other circuit devices that cause a delay in the sustaining pulse, it is matter
5 of course that the delay time of them should be taken into account.

As explained above, according to the present invention, the on/off timing of the sustaining pulse that is influenced by the variation in delay time of the drive
10 circuit in the sustaining circuit and that of the output devices, and the on/off timing of the output devices of the power recovery circuit can be optimized, therefore, the variation in power recovery rate in each PDP
apparatus can be reduced, the power consumption on
15 average can be also reduced, and the variation in operation margin can be improved, and moreover, the possibility of occurrence of erroneous discharge can be reduced in the ALIS system.

What is claimed is:

1. A plasma display apparatus comprising a plasma display equipped with the first electrodes and the second electrodes arranged adjacently by turns, and the address electrodes extending in the direction that runs at a right angle to the direction the said first and second electrodes extend, an X sustaining circuit that supplies sustaining pulses to the said first electrodes, and a Y sustaining circuit that supplies sustaining pulses to the said second electrodes, wherein, the said X sustaining circuit and the said Y sustaining circuit are equipped with phase adjusting circuits that adjust the timing of the changing edge of the said sustaining pulse.

2. A plasma display apparatus, as set forth in claim 1, wherein the said X sustaining circuit and the said Y sustaining circuit include power recovery circuits each of which has a resonant circuit formed with a display capacitor of the said plasma display panel, recovers energy when the application of the said sustaining pulse is released and uses the recovered energy for the next application of the said sustaining pulses, is provided.

3. A plasma display apparatus, as set forth in claim 2, wherein the said X sustaining circuit and the said Y sustaining circuit comprise the first and the second output devices connected between a path through which the said sustaining pulses are supplied and a high voltage power source line, and between the path and a low voltage power source line, respectively, the third output device that switches the connection state of the said path and the said power recovery circuit to the state in which power is supplied from the said power recovery circuit to the said path, the fourth output device that switches the connection state of the said path and the said power recovery circuit to the state in which power is recovered from the said path to the said power recovery circuit, and the first through the fourth drive

circuits that drive the said first through the fourth output devices; and the said phase adjusting circuit can adjust the time difference between turning on of the said third output device and that of the said first output device, and the time difference between the turning on of the said fourth output device and that of the said second output device.

4. A plasma display apparatus, as set forth in claim 3, wherein the said phase adjusting circuit comprises the first through the fourth phase adjusting circuits provided at each former stage of the said first through the fourth drive circuits, respectively.

5. A plasma display apparatus, as set forth in claim 1, wherein the said plasma display panel forms the first display line between one side of the said second electrode and the adjacent said first electrode, the second display line between the other side of the said second electrode and the adjacent said first electrode, and forms a display field of a frame by plural subfields, and provides a gray scale by combining said subfields selectively for display; the said X sustaining circuit is equipped with a first X sustaining circuit that supplies the said sustaining pulse to an odd-numbered electrode of the said first electrodes, and a second X sustaining circuit that supplies the said sustaining pulse to an even-numbered electrode of the said first electrodes; and the said Y sustaining circuit is equipped with a first Y sustaining circuit that supplies the said sustaining pulse to an odd-numbered electrode of the said second electrodes, and a second Y sustaining circuit that supplies the said sustaining pulse to an even-numbered electrode of the said second electrodes.

6. A plasma display apparatus, as set forth in claim 5, wherein the said first and the second X sustaining circuits and the said first and the second Y sustaining circuits are equipped with the said phase adjusting circuits, respectively; and the difference in

rising or falling timing between the sustaining pulse output by the said first X sustaining circuit and that output by the said first or the second Y sustaining circuit, and the difference in rising or falling timing between the sustaining pulse output by the said second X sustaining circuit and that output by the said first or the second Y sustaining circuit are adjusted so that the differences of the timings are within a predetermined range.

7. A plasma display apparatus, as set forth in claim 6, wherein the said predetermined range is within ± 30 ns.

8. A plasma display apparatus, as set forth in claim 1, wherein the said phase adjusting circuit is set by observing the waveform when the said sustaining pulse is applied to the said first or second electrode of the said plasma display panel.

9. A manufacturing method of a plasma display apparatus comprising a plasma display panel having first electrodes and second electrodes arranged adjacently by turns and address electrodes extending in the direction that runs at a right angle to the direction the said first and second electrodes extend, an X sustaining circuit that supplies a sustaining pulse to the said first electrodes, and a Y sustaining circuit that supplies a sustaining pulse to the said second electrodes, wherein delay times of circuit devices with respect to signals, which form the said X sustaining circuit and the said Y sustaining circuit, are measured and the circuit devices are classified according to the delay times; sets of the classified circuit devices are selected so that the timing of the changing edge of the said sustaining pulse falls within a predetermined allowance; and the sets of the selected circuit devices are set to the plasma display apparatus.

10. A manufacturing method of a plasma display apparatus, as set forth in claim 9, wherein the said

plasma display panel forms a first display line between one side of the said second electrode and the adjacent said first electrode, a second display line between the other side of the said second electrode and the adjacent said first electrode, forms a display field of a frame by plural subfields, and provides the gray scale by combining said subfields selectively for display; the said X sustaining circuit is equipped with a first X sustaining circuit that supplies the said sustaining pulse to an odd-numbered electrode of the said first electrodes, and a second X sustaining circuit that supplies the said sustaining pulse to an even-numbered electrode of the said first electrodes; the said Y sustaining circuit is equipped with a first Y sustaining circuit that supplies the said sustaining pulse to an odd-numbered electrode of the said second electrodes, and a second Y sustaining circuit that supplies the said sustaining pulse to an even-numbered electrode of the said second electrodes; and the difference in rising or falling timing between the sustaining pulse output by the said first X sustaining circuit and that output by the said first or the second Y sustaining circuit, and the difference in rising or falling timing between the sustaining pulse output by the said second X sustaining circuit and that output by the said first or the second Y sustaining circuit are adjusted so that the differences of timings are within a predetermined range, when the circuit devices of the said first and second X sustaining circuits and the said first and second Y sustaining circuits are selected.

PLASMA DISPLAY APPARATUS AND MANUFACTURING METHOD

5

ABSTRACT OF THE DISCLOSURE

A PDP apparatus of low power consumption and without erroneous malfunctions equipped with the sustaining
10 circuit that prevents the on/off timing shift and deterioration of the sustaining pulse, wherein phase adjusting circuits, which adjust the timing of the changing edge of the sustaining pulse, are provided to the sustaining circuit and the power recovery circuit is
15 improved efficiently and the power consumption is reduced by optimizing the timing of the changing edge of the sustaining pulse, has been disclosed. The circuit devices used in the sustaining circuits are classified according to delay times and sets of the circuit devices are
20 selected so that the timing of the changing edge of the sustaining pulse falls within a predetermined allowance, and the selected sets of the circuit devices are set to the PDP.

Fig. 2




Fig.3




Fig.4




Fig.5A

ODD FIELD




Fig.5B

EVEN FIELD




Fig.6A




Fig.6B




Fig.7




Fig.8




Fig.9




Fig.10




Fig.11A




Fig.11B




Fig.11C




Fig.11D




Fig.11E




Fig.11F




Fig.11G




Fig.11H




Fig.11I




Fig.11J




Fig.11K




Fig.11L




Fig.11M




Fig.11N




Fig.110




Fig.11P




Fig.12




Fig.13




Fig.14




Fig.15





Fig.16



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者である（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PLASMA DISPLAY APPARATUS AND MANUFACTURING METHOD

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

___月___日に提出され、米国出願番号または特許協定条約国際出願番号を___とし、
(該当する場合) ___に訂正されました。

☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration
(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願

2000-092131 (Pat. Appln.)

Japan

(Number)

(Country)

(番号)

(国名)

(Number)

(Country)

(番号)

(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

29/March/2000

(Day/Month/Year Filed)

(出願年月日)

(Day/Month/Year Filed)

(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration
(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の
手続きを米特許商標局に対して遂行する弁理士または代理人
として、下記の者を指名いたします。(弁理士、または代理
人の氏名及び登録番号を明記のこと)

James D. Halsey, Jr., 22,729; Harry John Staats, 22,010; David M. Pitcher, 25,908; John C. Garvey, 28,607; J. Randall Beckers,
30,358; William F. Herbert, 31,024; Richard A. Gollhofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D.
Stein, 37,240; Paul I. Kravetz, 35,230; Gerald P. Joyce, III, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756;
George N. Stevens, 36,938; Michael C. Soldner, 41,455; Norman L. Ourada, 41,235; Kevin R. Spivak, P-43,148; and William M.
Scherler, 35,348 (agent)

書類送付先

POWER OF ATTORNEY: As a named inventor, I hereby appoint
the following attorney(s) and/or agent(s) to prosecute this
application and transact all business in the Patent and Trademark
Office connected therewith (list name and registration number)

Send Correspondence to:

STAAS & HALSEY
700 Eleventh Street, N.W.
Suite 500
Washington, D.C. 20001

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY
(202) 434-1500

第一または第一発明者名	Full name of sole or first inventor	Makoto Onozawa
発明者の署名	Inventor's signature	Makoto Onozawa
日付	Date	October 25, 2000
住所	Residence	Kawasaki, Japan
国籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan
第二共同発明者	Full name of second joint inventor, if any	Michitaka Ohsawa
第二共同発明者	Second inventor's signature	Michitaka Ohsawa
日付	Date	October 25, 2000
住所	Residence	Kawasaki, Japan
国籍	Citizenship	Japanese
私書箱	Post Office Address	c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan

(第三以降の共同発明者についても同様に記載し、署名をす
ること)

(Supply similar information and signature for third and subsequent
joint inventors.)

第三共同発明者		Full name of third joint inventor, if any Kenji Ishiwata	
第三共同発明者	日付	Third inventor's signature <i>Kenji Ishiwata</i>	Date October 25, 2000
住 所		Residence Kawasaki, Japan	
国 籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan	
第四共同発明者		Full name of fourth joint inventor, if any Takeshi Kuwahara	
第四共同発明者	日付	Fourth inventor's signature <i>Takeshi Kuwahara</i>	Date October 25, 2000
住 所		Residence Kawasaki, Japan	
国 籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan	
第五共同発明者		Full name of fifth joint inventor, if any Yoshikazu Kanazawa	
第五共同発明者	日付	Fifth inventor's signature <i>Yoshikazu Kanazawa</i>	Date October 25, 2000
住 所		Residence Kawasaki, Japan	
国 籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan	
第六共同発明者		Full name of sixth joint inventor, if any Kenji Kimura	
第六共同発明者	日付	Sixth inventor's signature <i>Kenji Kimura</i>	Date October 25, 2000
住 所		Residence Kawasaki, Japan	
国 籍		Citizenship Japanese	
私書箱		Post Office Address c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan	

(第七以降の共同発明者についても同様に
記載し、署名をすること)

(Supply similar information and signature for
seventh and subsequent joint inventors.)

第七共同発明者	Full name of seventh joint inventor, if any Hidenori Ohnuki		
第七共同発明者	日付	Seventh inventor's signature <i>Hidenori Ohnuki</i>	Date October 25, 2000
住 所	Residence Kawasaki, Japan		
国 籍	Citizenship Japanese		
私書箱	Post Office Address c/o FUJITSU HITACHI PLASMA DISPLAY LIMITED, 2-1, Sakado 3-chome, Takatsu-ku, Kawasaki-shi, Kanagawa 213-0012, Japan		
第八共同発明者	Full name of eighth joint inventor, if any Taizo Ohno		
第八共同発明者	日付	Eighth inventor's signature <i>Taizo Ohno</i>	Date October 25, 2000
住 所	Residence Higashimorokata, Japan		
国 籍	Citizenship Japanese		
私書箱	Post Office Address c/o Kyushu FHP Limited, 1815-1, Tajiri, Kunitomi-cho, Higashimorokata-gun, Miyazaki, 880-1194, Japan		
第九共同発明者	Full name of ninth joint inventor, if any		
第九共同発明者	日付	Ninth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		
第十共同発明者	Full name of tenth joint inventor, if any		
第十共同発明者	日付	Tenth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		
(第十一以降の共同発明者についても同様に 記載し、署名をすること) (Supply similar information and signature for eleventh and subsequent joint inventors.)			